The integrity of thin gate oxide structures fabricated by implanting BF ions into hilayered CoSi/amorphous silicon films and subsequent annealing has been studied as a function of cobalt silicide thickness and implantation energy Significant degradation of gate oxide integrity and flatband voltage shifts were found with increasing cobalt silicide thickness and annealing temperature. It is shown that although thinner cobalt suicide can result in excellent gate dielectric integrity it also leads to worse thermal stability at a high annealing temperature. Moreover, shallower implantation depth and lower annealing temperatuce can reduce the boron penetration, but depletion effects in polycrystalline silicon gates are caused accordingly. Hence, appropriate process conditions, involving trade-offs among CoSi., thickness, implantation energy and annealing temperature, must be used to optimize the device performance while retaining the thin dielectric reliability.
Introduction
Surface channel p-type metal-oxide-semiconductor fieldeffect transistors (p-MOSFETs) with p4 polycrystalline-silicon (poly-Si) gates have been investigated1 in place of the buried-channel devices with nt poly-Si gates, due to superior short-channel behavior, better turn-off characteristics, lower threshold voltage operation, much less sensitivity to process tolerances,2 and improved hot-carrier reliability3 in the deep submicron regime. However, it has been reported that boron impurity from the W-doped poly-Si gate coold readily diffuse through the gate oxide during high-temperature anneals. [4] [5] [6] [7] This boron penetration effect can result in flatband voltage (V) shift, increase of subthreshold swing and leakage cu.rrent, and deterioration of gate oxide quality. On the other hand, metal silicides have been used to lower the contact resistance and sheet resistances of source/drain and gate electrodes as well as interconnections.80 Cobalt disilicide (CoSi2) is one of the most promising materials in the deep-submicron regimes because of its low bulk resistivity (about 18 pSI cm) and good thermal stability at high temperatures. Hence CoSi7 has received much attention in the self-aligned silicide (salicide) technology of ultralarge scale integrated (ULSI) devices.''3 In addition, the techniques which implant dopant through thin metal or metal suicide films on Si substrates have been shown to be capable of forming ultrashallow junctions.11 '7 However, the dielectric strength of thin gate oxides beneath cobalt polycide gate electrodes is an important issue which has not been extensively investigated. In this paper, the reliability of thin gate oxides fabricated by implanting BF ions into bilayered CoSi/amorphous silicon films has been studied. Various process conditions are examined, including the cobalt suicide thickness, the implantation conditions, and the annealing cycles. Experimental (100) oriented, 3-5 11 cm, phosphorus-doped n-type Si wafers were used. Field oxides 450 nm thick were thermally grown for patterning the active regions of metal-oxidesemiconductor (MOS) capacitors. After the pattering, thin gate oxides -8 nm thick were thermally grown at 900°C in a dry 07 ambient. Immediately, undoped a-Si films of about 115, 131, and 146 nm thickness were, respectively, deposited onto the samples by using the low pressure chemical vapor deposition (LPCVD) system at 550°C. The gate electrode was then patterned for utilization of selective etching. Subsequently, thin Co films of about 4.5, 9, and 13.5 nm thickness were deposited onto the samples with undoped a-Si films of 115, 131, and 146 nm thickness, correspondingly, by an E-beam evaporation system. As a result, after the whole silicidation process, the CoSt2 films of about 15, 30, and 45 nm thickness were formed, respectively. Moreover, the residual poly-Si thickness was about 100 nm for all the samples. To serve as a passivation layer for silicidation annealing, the samples were further covered with thin Mo films of about 6, 12, and 18 nm thickness, correspondingly The first step anneal was performed at 450°C for 60 s by rapid thermal annealing (RTA). After the first step anneal, the undoped a-Si layer would still be amorphous, which can effectively reduce the diffusion of dopant impurities.18 Then, Mo layers were removed in a 5:1:1 mixture of H,O:H,O,:NH4OH at 55-60°C. Subsequently, all the samples with bilayered CoSi/a-Si films were BF l implanted with various energies to a dose of 5 X io' cm2, as listed in Table I . The unreacted Co layers on field oxide were selectively removed in a 6:1:1 mixture of H,O:H.,O2:HC1 at 55-60°C. The second step silicidation anneal was performed at temperatures ranging from 600 to 900°C for 30 mm by furnace annealing. The resultant integrity of gate oxides was characterized by current-voltage (I-V) and capacitance-voltage (C-V) measurements. the semiconductor parameter analyzers HP 4156, the Keithley 595 quasi-static C-V meter, and the Keithley 590 C-V analyzer were conducted, respectively In addition, the secondary ion mass spectroscopy (SIMS) was also used to investigate the dopant distributions after annealing. Results and Discussion In this study the transport of ions in matter (TRIM) simulation program was used to predict the distribution of asimplanted dopants in the bilayered CoSi/a-Si films. In order to investigate the effects of CoSi2 thickness on thin gate oxide reliability various implantation energies were chosen to adapt the projected range (Rp) near predicted CoSi2/poly-Si interface or deeply into poly-Si gates, respectively for the specimens with different CoSi7 thick- CoSi =lSnrn CoSi /poly-Si interfacc Cobalt silicides are often used as a contact material to reduce the resistance and thus increase the device speed. Figure 2 shows the sheet resistance (Rs) value as a function of annealing temperature for the samples with different CoSi9 thicknesses and implant energies, respectively. The thicknesses of CoSi2 films were 15, 30, and 45 nm, respectively After the process of BF implantation, the sheet resistance tracks the radiation damages caused by ion implantation. As illustrated in Fig. 2 , for all specimens, Rs was slightly reduced with increasing the second step annealing temperature until 800°C, due to the recovery of implantation damages and/or the grain growth of formed cobalt silicide. The sheet resistance of thicker CoSt, films can remain stable even after an annealing at 900°C. However, for the 15 nm thick CoSi2 films, the sheet resistance increases tremendously after an annealing at 900°C regardless of the implantation conditions. This result was attributable to the formation of island structure of the cobalt silicide at such a high-temperature annealing.
In this study the CoSi film is used an an implantation barrier to minimize the dopant impurity diffusion by reducing the projectible range and implant-induced defects. structure. The samples were BF -implanted deeply into the poly-Si gates, followed by furnace annealing at 800°C for 30 mm. As can be seen, the samples with thinner CoSt, films (15 and 30 nm) exhibit much less boron penetration into Si substrates. However, a large amount of boron impurities are found to be diffused into Si substrates for the samples with 45 nm thick CoSi2 films, leading to poor Ebd and Qbd characteristics as shown in Fig. 5 and 7 . Conclusions Significant degradation of gate oxide quality and flatband voltage shifts were found for the samples with thicker CoSi., films and annealed at higher temperatures, attributable to the severe boron penetration. Although the samples with thirmer CoSi2 films (15 nm) can result in excellent integrity of gate dielectrics, poor thermal stability at an annealing temperature of 900°C is caused. Moreover, the insufficient thermal budget and the lower implantation energy would result in the depletion effect of poly-Si gates. Hence, a proper choice of process conditions is necessary to attain better cobalt silicide stability as well as thin gate dielectric reliability. For examples, the CoSt, films, 15 and 30 nm thick, with implantation near the CoSi2/poly-Si interface and annealing at 800°C, or, with deeper implantation into poly-Si gates and annealing at 700 and 800°C can be employed. In addition, the 45 nm thick CoSi2 films with implantation near the CoSi2/poly-Si interface and annealing at 700°C can be used to lead to excellent gate oxide reliability. Those conditions are listed in Table II . • CoSi2=l5nm,4OkeV
• CoSi2=3Onm,6OkeV
CoSi =45nm,8OkeVA 
Compound semiconductors are a critical constituent of optoelectronic devices.'2 Nanostructuring is becoming an increasingly important feature of such devices; solid-state blue lasers are a good example.3 For most thin-film deposition methodologies, sufficient control over nanostructural dimensions is problematic, while atomic level control is becoming very desirable. To that end, atomic layer epitaxy (ALE) is being developed as a modification of vacuumbased techniques such as molecular beam epitaxy (MIlE) and chemical vapor deposition (CVD)Y' ALE breaks up the deposition of each monolayer of a compound into a series of steps. The steps consist of the application of surface-limElectrochemical Society Student Member. Electrochemical Society Active Member ited reactions, where each reaction results in the formation of an atomic layer of one of the elements making up the compound. The series of steps can be used in a cycle to form a monolayer of the compound: this sequence is repeated the desired number of times to form a given thickness of deposit. Each step can be a point of control for the deposition process.
Work in this group has focused on developing an electmchemical analog of ALE.i.u Electrochemical techniques are desirable as they allow uniform deposition on irregular surfaces, at low temperatures with excellent selectivity and process control.8'6'3 In addition, electrochemical techniques generally have simplified waste streams, as less dangerous or toxic materials are used relative to the precursors in many vacuum-based techniques. Electrochemical ALE (ECALE) makes use of well-known electrochemical sur-
